JAMES GARLAND BEng (Hons), MSc, PhD

Moonstone House, Raheen, Tullow, County Carlow. R93 D952. Ireland. Home: +353 (0) 59 916 1746 Mobile: +353 (0) 86 173 7766

Email: james@jpgarland.com

Profile

Lecturer and principal investigator researching the micro-architectural implementations and robotic applications of deep learning algorithms in FPGA, ASIC and embedded systems. Thirteen years of lecturing and supervising in undergraduate and postgraduate electronics. Three years as an external examiner. Twenty-one years of industrial experience in diverse industries in SoC/IP ASIC, FPGA, and PCB design, test, training, project management, team lead, and customer support.

Publications

- 'Laser Beam Propagation Features via Atmospheric Turbulence-Induced Beam Wander: Testbed Conceptual Design' -Communications and Observations through Atmospheric Turbulence (COAT), 2023. URI: https://hal.science/hal-04246206.
- 'Spatial Mapping of light aircraft with stereo-vision camera for use on Unmanned Aircraft System for defect localisation' - 2023 International Conference on Unmanned Aircraft Systems (ICUAS). DOI: 10.1109/icuas57906.2023.10155987.
- *'Feature Representation in Pretrained Deep Metric Embeddings'* Research Square Platform LLC, 2023. DOI: 10.21203/rs.3.rs-2761696/v1.
- 'Arbitrary Precision and Low Complexity Micro-Architectural Arithmetic Optimisations of Machine Learning Algorithms for Compute Bound and High-Performance Systems', - PhD Thesis, Trinity College Dublin. School of Computer Science & Statistics, 2021.
- · *'Low-precision Logarithmic Number Systems: Beyond Base-2'* ACM Transactions on Architecture and Code Optimization, 2021. DOI: 10.1145/3461699.
- Many-Core Computing: Hardware and software; 'Chapter 6 Hardware and Software Performance in Deep Learning'
 The Institution of Engineering and Technology, 2019; ISBN: 978-1-78561-582-5.
- [•] *Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing*' ACM Transactions on Architecture and Code Optimization, 2018; DOI: 10.1145/3233300.
- 'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks', HiPEAC ACACES 2017 Poster Abstracts, 2017, pp. 53-56, ISBN: 978-88-905806-5-9.
- · *'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks'* IEEE Computer Architecture Letters, 2017; DOI: 10.1109/LCA.2017.2656880.

Conferences

- Communications and Observations through Atmospheric Turbulence (COAT) Workshop 2023: 'Laser Beam Propagation Features via Atmospheric Turbulence-Induced Beam Wander: Testbed Conceptual Design.'
- 21st Workshop on Compilers for Parallel Computing (CPC) 2021: 'HOBFLOPS CNNs: Hardware Optimized Bitslice-Parallel Floating-Point Operations for Convolutional Neural Networks.'
- HiPEAC 2019 Paper Session 12: 'Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.'
- HiPEAC 2019 Poster Session: 'Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.'
- ACACES 2017 Poster Session: 'Low Complexity Multiply Accumulate Unit for Weight-Sharing Convolutional Neural Networks.'

Qualifications

PhD Computer Science.	Trinity College Dublin, Ireland.	2016 - 2021
MSc System Design (Microelectronics).	University of Central England, UK.	1994 - 1995
BEng (Hons) Engineering (Electrical & Electronic).	Coventry University, UK.	1992 - 1994
HND Electrical & Electronic Engineering.	Coventry University, UK.	1990 - 1992

Professional Activities

AMD Xilinx Open Hardware Design Competition Judge.	2017 - Present
St Columba's National School, IT support. Robotics Teaching.	2016 - Present
Two nominations for the Supervisor Award under the SETU Research Excellence Awards.	2022
Xilinx Applications, Development & Verification Solutions World Class Achievement Award.	2009

Career History						
Lecturer/Principal Invo	estigator (PD/	2016	-	Present		
Postgrad Advisor	South East Technological University, Ireland					
Lecturer in Electronics. PI, Master's and PhD advisor of robotic and machine learning embedded projects.						
Engineers Ireland Review Panel Expert Technological University Dublin, Ireland			20	23		
	view panel member review for two new degree courses to be run at TU Dublin					
Xilinx Open Hardware		2017	-	Present		
•	Xilinx University Program FPGA and SoC University Design Contest.	• • • •				
PhD Research Candida	v 8 /	2018	-	2021		
÷	chitectural optimisations of machine learning in FPGA / ASIC / embedded.	2016		2010		
PhD Research Student	Trinity College Dublin, Ireland	2016	-	2018		
Staff Software Enginee	chitectural optimisations of machine learning in FPGA / ASIC / embedded.	2013	_	2016		
Senior SW & IP Qualit		2013	-	2010		
Engineer		2001		2015		
•	l technically led testing of tool flow software and FPGA System IP.					
	n India in EDK IP testing. Trainer for low-cost FPGA design.					
	cted new hires in Ireland and India branches. Intern coaching and supervision.					
External Examiner	Institute of Technology Carlow, Ireland	2014	-	2016		
External Examiner for	or B.Eng. (Hons) and M.Sc. courses in Aero, Mechanical, and Engineering.					
Lecturer/Research Sup		2003	-	2011		
1 0	supervisor for the M. Sc. Computer Science (Ubiquitous Computing) Course.					
HETAC Review Panel			20	06		
	el member review for two new degree courses to be run at IT Tallaght.	2004		2006		
Director/Secretary	Lokico Ltd., Ireland	2004	-	2006		
Lecturer/Research Assi	r, and company secretary for a small architectural start-up company. Trinity College Dublin, Ireland	2003	_	2004		
	supervisor for the M. Sc. Computer Science (Ubiquitous Computing) Course.	2005	-	2004		
	esigning ARM, FPGA/ASIC system for a Delay Tolerant Sensor Network.					
	nology Development system for obstruction detection and collision avoidance					
Senior IC Design Engin		1999	-	2002		
Project managed, technically led, and co-designed Bluetooth Verilog Digital IP for FPGA and ASIC with SCAN						
	SCAN chain pattern generation. Trained and supported 11 critical strategic cu					
IP. Interviewed, sele	cted, and mentored new hires. Fire Officer.					
Digital ASIC Designer	ARM Ltd. UK	1997	-	1999		
	m leader, digital ASIC designer, digital IP and SoC for the embedded market.					
Digital ASIC Design		1995	-	1997		
Digital ASIC design	engineer for the Military, Aerospace, and automotive sectors.					
Training Courses						
PAISS	PRAIRIE/MIAI AI Summer School.			2021		
HiPEAC	HiPEAC Summer School ACACES.			2020		
Trinity College Dublin	PG Skills Development Summer School.			2019		
IMEC Academy	Hardware-Efficient Machine Learning Summer School.			2019		
HiPEAC	HiPEAC Summer School ACACES 2017.			2017		
Coursera.org	Machine Learning Specialisation (5 courses).			2017		
Trinity College Dublin	Research Methods.			2016		
Xilinx Ireland, Ireland	TCL; Python; Perl; Advanced Testing Techniques; Project Management		200	04 - 2012		
Mastery; PowerPC Embedded Linux Training; Facilitative Leadership; Cadence						
	Incisive Simulation Training; Difficult Conversations; Advanced FPGA Desi	gn.		2002		
BSM, Ireland.	PACE Core Team Leadership Workshop.			2002		
Synopsys, Ireland. Bennett, Ireland.	Synopsys DCXP, PrimeTime STA, Tetramax Training. Bennett's Design for Test.			2002 2001		
Esperan, Ireland.	Esperan Verilog Course.			2001		
Mentor, U. K.	Mentor People Skills Training.		190	2000 97 - 1998		
ARM, U. K.	ARM Training.		1),	1997		
,	C			•		